Calibre DESIGNrev

The Calibre DESIGNrev tool is a fast, flexible chip-finishing platform that helps reduce cycle time from chip assembly to sign-off verification. Engineers can quickly and efficiently handle the largest layouts, using advanced debugging features to visualize and fix errors.

[/vc_column]
micro digital chip
[/vc_row]

The Calibre DESIGNrev tool assembles and displays the largest layouts quickly and efficiently, enables key automation and collaboration features, and integrates closely with other Calibre tools to ultimately allow design teams to optimize their time to market.

[/vc_column][/vc_row]

Fast, High-Capacity Layout Loading

The Calibre DESIGNrev tool loads the largest advanced node designs quickly and efficiently, using a next-generation loading engine that allows users to maximize their productivity when debugging and fixing verification errors. Cache files easily enable even faster loading for entire teams without compromising usability features.

electronic design
design digital

Robust, Efficient Chip Assembly

The Calibre DESIGNrev FileMerge functionality supports a variety of chip assembly and editing flows to create full-chip layouts ready for sign-off verification without the heavy hardware requirements of traditional design tools. Flexible features allow design teams to build flows that work throughout their design cycle.

Comprehensive Scripting API

The Calibre DESIGNrev Tcl/Tk API lets designers access the entire layout database contents and control tool behavior, allowing design teams to automate recurring, tedious, and error-prone tasks. CAD teams can easily deploy these scripts to many users, standardizing user flows and reporting within their organization.

api design